SDAS083C - APRIL 1982 - REVISED MARCH 2002

- Eight Latches in a Single Package
- 3-State Bus-Driving True Outputs

• Full Parallel Access for Loading

- Buffered Control Inputs
- pnp Inputs Reduce dc Loading on Data Lines

#### description

These octal transparent D-type latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.


A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

 $\overline{\text{OE}}$  does not affect internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

SN54ALS373A, J OR W PACKAGE
SN54AS373 J PACKAGE
SN74ALS373A, SN74AS373 DW, N, OR NS PACKAGE
(TOP VIEW)

OE		U	20	] v <sub>cc</sub>
1Q	2		19	] 8Q
1D	<b>[</b> ] 3		18	] 8D
2D	4		17	] 7D
2Q	<b>[</b> 5		16	] 7Q
3Q	6		15	] 6Q
3D	[7		14	] 6D
4D	8 ]		13	] 5D
4Q	<b>[</b> 9		12	] 5Q
GND	[ 10		11	] LE

#### SN54ALS373A, SN54AS373...FK PACKAGE (TOP VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SDAS083C – APRIL 1982 – REVISED MARCH 2002

TA	PAC	PACKAGE <sup>†</sup> ORDERABLE PART NUMBER		TOP-SIDE MARKING				
	PDIP – N	Tube	SN74ALS373AN	SN74ALS373AN				
	PDIP – N	Pdbe	SN74AS373N	SN74AS373N				
		Tube	SN74ALS373ADW	ALS373A				
0°C to 70°C	°C SOIC – DW	Tape and reel	SN74ALS373ADWR	ALSSTSA				
		Tube	SN74AS373DW	46272				
		Tape and reel	SN74AS373DWR	AS373				
	005 10	Topo and roal	SN74ALS373ANSR	ALS373A				
	SOP – NS	Tape and reel	SN74AS373NSR	74AS373				
	CDIP – J	Tube	SNJ54ALS373AJ	SNJ54ALS373AJ				
	CDIP = J	PdbP	SNJ54AS373J	SNJ54AS373J				
–55°C to 125°C	CFP – W	Tube	SNJ54ALS373AW	SNJ54ALS373AW				
		Taba	SNJ54ALS373AFK	SNJ54ALS373AFK				
	LCCC – FK	Tube	SNJ54AS373FK	SNJ54AS373FK				


#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE
(each latch)

	INPUTS	OUTPUT	
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Х	Q <sub>0</sub>
н	Х	Х	Z

## logic diagram (positive logic)



**To Seven Other Channels** 



SDAS083C - APRIL 1982 - REVISED MARCH 2002

# absolute maximum ratings over operating free-air temperature range (SN54ALS373A, SN74ALS373A) (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	
Input voltage, V <sub>1</sub>	
Package thermal impedance, $\theta_{IA}$ (see Note 1): DW pack	
	e 69°C/W
NS packa	age 60°C/W
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions

		SN5	54ALS37	'3A	SN74ALS373A			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
ЮН	High-level output current			-1			-2.6	mA
IOL	Low-level output current			12			24	mA
Т <sub>А</sub>	Operating free-air temperature	-55		125	0		70	°C

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		SN54ALS373A MIN MAX		SN74AL	UNIT	
				MIN	MAX	UNIT
fclock	Clock frequency					MHz
t <sub>W</sub>	Pulse duration, LE high	12		10		ns
t <sub>su</sub>	Setup time, data before LE $\downarrow$	10		10		ns
t <sub>h</sub>	Hold time, data after LE $\downarrow$	7		7		ns



SDAS083C - APRIL 1982 - REVISED MARCH 2002

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TERTO	TEST CONDITIONS		4ALS37	'3A	SN7			
PARAMETER	TEST C	UNDITIONS	MIN	түр†	MAX	MIN	түр†	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.5			-1.5	V
	V <sub>CC</sub> = 4.5 V to 5.5 V,	I <sub>OH</sub> = -0.4 mA	V <sub>CC</sub> –2			V <sub>CC</sub> –2			
VOH		I <sub>OH</sub> = -1 mA	2.4	3.3					V
	$V_{CC} = 4.5 V$	I <sub>OH</sub> = -2.6 mA				2.4	3.2		
N/		I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	V
VOL	$V_{CC} = 4.5 V$	I <sub>OL</sub> = 24 mA					0.35	0.5	v
lozh	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			20			20	μA
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V			-20			-20	μA
lj	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
Iн	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μA
١ <sub>١L</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.1			-0.1	mA
IO‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA
		Outputs high		9	16		9	16	
ICC	$V_{CC} = 5.5 V$	Outputs low		16	25		16	25	mA
		Outputs disabled		17	27		17	27	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.

#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	то (оитрит)	Cl R1 R2	_ = 50 pl l = 500	2,	,	UNIT
		SN54AL		S373A	SN74ALS373A		
			MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	D		2	17	2	12	ns
<sup>t</sup> PHL		Q	1	19	4	16	115
<sup>t</sup> PLH		1	6	29	6	22	ns
<sup>t</sup> PHL	LE	Any Q	1	27	7	23	115
<sup>t</sup> PZH			6	22	1	18	
<sup>t</sup> PZL	OE	Any Q	5	24	5	20	ns
<sup>t</sup> PHZ	ŌĒ	Apy O	2	16	1	10	
<sup>t</sup> PLZ	UE	Any Q	2	24	2	12	ns

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS083C - APRIL 1982 - REVISED MARCH 2002

# absolute maximum ratings over operating free-air temperature range (SN54AS373, SN74AS373) (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub> Input voltage, V <sub>I</sub>		
Voltage applied to any output in the high state of		
Package thermal impedance, $\theta_{JA}$ (see Note 1):	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
Storage temperature range, T <sub>stg</sub>	·	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 2: The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions

		SN54AS373 SN74AS373			/3	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-12			-15	mA
IOL	Low-level output current			32			48	mA
Т <sub>А</sub>	Operating free-air temperature	-55		125	0		70	°C

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		SN54AS373		SN74A	UNIT	
			MAX	MIN	MAX	UNIT
fclock	Clock frequency					MHz
tw	Pulse duration, LE high	5.5*		4.5*		ns
t <sub>su</sub>	Setup time, data before LE $\downarrow$	2*		2*		ns
t <sub>h</sub>	Hold time, data after LE $\downarrow$	3*		3*		ns

\* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



SDAS083C - APRIL 1982 - REVISED MARCH 2002

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS			154AS37	'3	SN	3	UNIT	
PARAMETER	TEST C	TEST CONDITIONS			MAX	MIN	TYP†	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	lı = –18 mA			-1.2			-1.2	V
	V <sub>CC</sub> = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> –2			V <sub>CC</sub> –2			
VOH	$\lambda = -45\lambda$	I <sub>OH</sub> = -12 mA	2.4	3.2					V
	$V_{CC} = 4.5 V$	I <sub>OH</sub> = -15 mA				2.4	3.3		
Ve	$\lambda = 45 \lambda$	I <sub>OL</sub> = 32 mA		0.27	0.5				V
VOL	$V_{CC} = 4.5 V$	I <sub>OL</sub> = 48 mA					0.32	0.5	v
IOZH	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50			50	μA
IOZL	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 0.4 V			-50			-50	μA
lj	$V_{CC} = 5.5 V,$	$V_{I} = 7 V$			0.1			0.1	mA
Ιн	V <sub>CC</sub> = 5.5 V,	VI = 2.7 V			20			20	μA
١ <sub>١L</sub>	V <sub>CC</sub> = 5.5 V,	VI = 0.4 V		-0.02	-0.5		-0.02	-0.5	mA
10‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA
		Outputs high		55	90		55	90	
ICC	V <sub>CC</sub> = 5.5 V	Outputs low		55	85		55	85	mA
		Outputs disabled		65	100		65	100	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.

#### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V( Ci R <sup>2</sup> R2 Tj	UNIT			
			SN54A	S373	SN74A		
			MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	D		3	9	3.5	6	ns
<sup>t</sup> PHL	U	Q	3	8	3.5	6	
<sup>t</sup> PLH	LE	10	6.5	14.5	6.5	11.5	ns
<sup>t</sup> PHL	LC	Any Q	5	9	5	7.5	115
<sup>t</sup> PZH		10	2	7.5	2	6.5	
<sup>t</sup> PZL	OE	Any Q	4.5	10.5	4.5	9.5	ns
<sup>t</sup> PHZ	ŌĒ	Am/ 0	3	10	3	6.5	ns
<sup>t</sup> PLZ	UE	Any Q	3	8	3	7	

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.




SN54ALS373A, SN54AS373, SN74ALS373A, SN74AS373 OCTAL TRANSPARENT D-TYPE LATCHES

WITH 3-STATE OUTPUTS


SDAS083C - APRIL 1982 - REVISED MARCH 2002

#### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz, t<sub>r</sub> = t<sub>f</sub> = 2 ns, duty cycle = 50%.
- D. All input pulses have the following characteristics. FRR  $\leq 1$  with  $z_i$ ,  $t_i = t_i = 2$  hs, duty cycle =
- E. The outputs are measured one at a time with one transition per measurement.







### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
83020012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	83020012A SNJ54ALS 373AFK	Samples
8302001RA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8302001RA SNJ54ALS373AJ	Samples
JM38510/37203B2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 37203B2A	Samples
JM38510/37203BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 37203BRA	Samples
M38510/37203B2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 37203B2A	Samples
M38510/37203BRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 37203BRA	Samples
SN54ALS373AJ	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54ALS373AJ	Samples
SN74ALS373ADBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	G373A	Samples
SN74ALS373ADW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS373A	Samples
SN74ALS373ADWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS373A	Samples
SN74ALS373AN	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS373AN	Samples
SN74ALS373ANSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS373A	Samples
SN74AS373N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74AS373N	Samples
SN74AS373NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74AS373	Samples
SNJ54ALS373AFK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	83020012A SNJ54ALS 373AFK	Samples
SNJ54ALS373AJ	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8302001RA SNJ54ALS373AJ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:



www.ti.com

ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54ALS373A, SN74ALS373A :

Catalog : SN74ALS373A

• Military : SN54ALS373A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



• Military - QML certified for Military and Defense Applications




Texas

\*All dimensions are nominal

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALS373ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74ALS373ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74ALS373ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AS373NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS373ADBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74ALS373ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74ALS373ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74AS373NSR	SO	NS	20	2000	367.0	367.0	45.0

### TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

### TUBE



## - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
83020012A	FK	LCCC	20	1	506.98	12.06	2030	NA
JM38510/37203B2A	FK	LCCC	20	1	506.98	12.06	2030	NA
M38510/37203B2A	FK	LCCC	20	1	506.98	12.06	2030	NA
SN74ALS373ADW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74ALS373AN	N	PDIP	20	20	506	13.97	11230	4.32
SN74AS373N	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54ALS373AFK	FK	LCCC	20	1	506.98	12.06	2030	NA

## **DB0020A**



## **PACKAGE OUTLINE**

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



## DB0020A

## **EXAMPLE BOARD LAYOUT**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DB0020A

## **EXAMPLE STENCIL DESIGN**

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## FK 20

### 8.89 x 8.89, 1.27 mm pitch

## **GENERIC PACKAGE VIEW**

## LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



## **DW0020A**



## **PACKAGE OUTLINE**

### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## DW0020A

## **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DW0020A

## **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated