• Low Output Skew, Low Pulse Skew for	DW PACKAGE				
Clock-Distribution and Clock-Generation	(TOP VIEW)				
Applications					
 TTL-Compatible Inputs and	GND [] 2 19] GND				
CMOS-Compatible Outputs	Y4 [] 3 18] Y1				
 Distributes One Clock Input to Eight	V_{CC} [4 17] V_{CC}				
Outputs	OE [5 16] CLK				
 Four Same-Frequency Outputs Four Half-Frequency Outputs 	$\begin{array}{c} \textbf{OL} \\ \textbf{CLR} \\ \textbf{CLR} \\ \textbf{C} \\ \textbf{C}$				
 Distributed V_{CC} and Ground Pins Reduce	Q4 []8 13]] Q1				
Switching Noise	GND []9 12 [] GND				
 High-Drive Outputs (-48-mA I_{OH}, 48-mA I_{OL}) 	Q3 [10 11] Q2				

- State-of-the-Art *EPIC-*II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- Package Options Include Plastic Small-Outline (DW)

description

The CDC337 is a high-performance, low-skew clock driver. It is specifically designed for applications requiring synchronized output signals at both the clock frequency and one-half the clock frequency. The four Y outputs switch in phase and at the same frequency as the clock (CLK) input. The four Q outputs switch at one-half the frequency of CLK.

When the output-enable (\overline{OE}) input is low and the clear (\overline{CLR}) input is high, the Y outputs follow CLK and the Q outputs toggle on low-to-high transitions at CLK. Taking \overline{CLR} low asynchronously resets the Q outputs to the low level. When \overline{OE} is high, the outputs are in the high-impedance state.

The CDC337 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE									
	INPUTS	OUTPUTS							
OE	CLR	CLK	Y1-Y4	Q1–Q4					
Н	Х	Х	Z	Z					
L	L	L	L	L					
L	L	Н	н	L					
L	Н	L	L	$\frac{Q_0^{\dagger}}{\overline{O}_0^{\dagger}}$					
L	Н	\uparrow	н	\overline{Q}_0^{\dagger}					

[†]The level of the Q outputs before the indicated steady-state input conditions were established



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1998, Texas Instruments Incorporated

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS


SCAS330B - DECEMBER 1990 - REVISED OCTOBER 1998

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	
Voltage range applied to any output in the high state or power-off state,	
V _O (see Note 1)0.5 V to	V _{CC} + 0.5 V
Current into any output in the low state, I _O	96 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2)	
Storage temperature range, T _{stg} 6	5°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.



recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4.75	5.25	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
IOH	High-level output current		-48	mA
IOL	Low-level output current		48	mA
fclock	Input clock frequency		80	MHz
Т _А	Operating free-air temperature	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN TYP [†]	MAX	UNIT		
VIK	V _{CC} = 4.75 V,	lj = -18 mA		-1.2	V			
VOH	V _{CC} = 4.75 V,	I _{OH} = – 32 mA	I _{OH} = - 32 mA					
VOL	V _{CC} = 4.75 V,	I _{OL} = 32 mA			0.55	V		
ΙΗ	V _{CC} = 5.25 V,	V _I = 2.7 V			50	μΑ		
١ _{١L}	V _{CC} = 5.25 V,	V _I = 0.5 V	V ₁ = 0.5 V					
I _{OZ}	V _{CC} = 5.25 V,	$V_{O} = V_{CC}$ or GND	$V_{O} = V_{CC} \text{ or } GND$					
			Outputs high		70			
ICC	$V_{CC} = 5.25 V,$	$V_{I} = V_{CC} \text{ or } GND, I_{O} = 0$	Outputs low		85	mA		
			Outputs disabled		70			
Ci	V _I = 2.5 V or 0.5	V	3		pF			
Co	V _O = VCC or GN	D	10		pF			

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			MIN	MAX	UNIT
fclock		80	MHz		
tw		CLR low	4		ns
	Pulse duration	CLK low	4		
		CLK high	4		
t _{su}	2		ns		
	40%	60%			



CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS330B – DECEMBER 1990 – REVISED OCTOBER 1998


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 4 and Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	түр† м	АХ	UNIT	
fmax			80			MHz	
^t PLH	CLK		4		9	ns	
^t PHL		Any Y or Q	4		9		
^t PHL	CLR	Any Q	4		10	ns	
^t PZH	ŌĒ	Any Y or Q	3		7	ns	
^t PZL	OE	Any For Q	3		7		
^t PHZ	ŌĒ	Any Y or Q	2		7	ns	
^t PLZ	0E	Any For Q	2		7		
		Y↑		0	.75		
^t sk(o)	CLK↑	Q↑			0.9	ns	
		Y↑ and Q↑			0.9		
tr				0.9		ns	
t _f				0.7		ns	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

NOTE 4: All specifications are valid only for all outputs switching.






PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and jig capacitance.
 - B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PARAMETER MEASUREMENT INFORMATION

- NOTES: A. Output skew, t_{Sk(0)}, from CLK↑ to Y↑, is calculated as the greater of the difference between the fastest and slowest of t_{PLHn} (n = 1, 2, 3, 4) or t_{PLHn} (n = 9, 10, 11, 12).
 B. Output skew, t_{Sk(0)}, from CLK↑ to Q↑, is calculated as the greater of the difference between the fastest and slowest of
 - t_{PLHn} (n = 5, 6, 7, 8).
 - C. Output skew, $t_{sk(0)}$, from CLK[↑] to Y[↑] and Q[↑], is calculated as the greater of the difference between the fastest and slowest of t_{PLHn} (n = 1, 2, ..., 8).

Figure 2. Waveforms for Calculation of tsk(o)




MECHANICAL INFORMATION

PLASTIC SMALL-OUTLINE PACKAGE

16 PIN SHOWN

DW (R-PDSO-G**)



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CDC337DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDC337	Samples
CDC337DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDC337	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

6-Feb-2020

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated