3.3V CMOS 1-TO-10 CLOCK DRIVER

IDT74FCT3807/A

FEATURES:

- 0.5 MICRON CMOS Technology
- Guaranteed low skew < 350ps (max.)
- Very low duty cycle distortion < 350ps (max.)
- High speed: propagation delay < 3ns (max.)
- · Very low CMOS power levels
- TTL compatible inputs and outputs
- 1:10 fanout
- Maximum output rise and fall time < 1.5ns (max.)
- · Maximum operating frequency of 133.33MHz
- · Low input capacitance: 4.5pF typical
- VCC = $3.3V \pm 0.3V$
- Inputs can be driven from 3.3V or 5V components
- · Available in SSOP, SOIC, and QSOP packages


DESCRIPTION:

The FCT3807/A 3.3V clock driver is built using advanced dual metal CMOS technology. This low skew clock driver offers 1:10 fanout. The large fanout from a single input reduces loading on the preceding driver and provides an efficient clock distribution network. The FCT3807/A offers low capacitance inputs with hysteresis for improved noise margins. Multiple power and grounds reduce noise. Typical applications are clock and signal distribution.

FUNCTIONAL BLOCK DIAGRAM

O1 O2 O2 O3 O3 O5 O6 O7 O8 O9 O9

PINCONFIGURATION



SOIC/ SSOP/ QSOP TOP VIEW

OCTOBER 2014

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to +7	V
VTERM ⁽⁴⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
lout	DC Output Current	-60 to +60	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
 permanent damage to the device. This is a stress rating only and functional operation
 of the device at these or any other conditions above those indicated in the operational
 sections of this specification is not implied. Exposure to absolute maximum rating
 conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. Input terminals.
- 4. Outputs and I/O terminals.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output Capacitance	Vout = 0V	5.5	8	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
IN	Clock Inputs
Ox	Clock Outputs

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
Δlcc	Quiescent Power Supply Current	Vcc = Max.		_	10	30	μΑ
	TTL Inputs HIGH	VIN = VCC -0.6V ⁽³⁾					
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max.	VIN = VCC	_	0.31	0.45	mA/
		Inputtoggling	Vin = GND				MHz
		50% Duty Cycle					
		Outputs Open					
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max.	VIN = VCC	_	15.5	22.8	mA
		Inputtoggling	Vin = GND				
		50% Duty Cycle					
		Outputs Open	VIN = VCC -0.6V	_	15.5	22.8	
		fi = 50MHz	Vin = GND				

NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.
- 3. Per TTL driven input (VIN = Vcc -0.6V); all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 5. Values for these conditions are examples of the Ic formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
 - $IC = ICC + \Delta ICC DHNT + ICCD (fi)$
 - Icc = Quiescent Current (IccL, IccH and Iccz)
 - Δ Icc = Power Supply Current for a TTL High Input (VIN = Vcc -0.6V)
 - DH = Duty Cycle for TTL Inputs High
 - NT = Number of TTL Inputs at DH
 - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 - fi = Input Frequency
 - All currents are in milliamps and all frequencies are in megahertz.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified

Commercial: TA = 0°C to +70°C, Industrial: TA = -40°C to +85°C, Vcc = $3.3V \pm 0.3V$

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Тур.	Max.	Unit
VIH	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Lev	Guaranteed Logic HIGH Level		_	5.5	V
	Input HIGH Level (I/O pins)			2	_	Vcc + 0.5	
VIL	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Leve	el	-0.5	_	0.8	V
Iн	Input HIGH Current (Input pins)	Vcc = Max.	Vı = 5.5V	_	_	±1	
	Input HIGH Current (I/O pins)		VI = VCC	_	_	±1	μΑ
lıL	Input LOW Current (Input pins)	Vcc = Max.	Vı = GND		_	±1	
	Input LOW Current (I/O pins)	1	Vı = GND	_	_	±1	
lozh	High Impedence Output Current	Vcc = Max.	Vo = Vcc	_	_	±1	μΑ
lozl	(3-State Output Pins)		Vo = GND	_	_	±1	
VIK	Clamp Diode Voltage	Vcc = Min., IIN = -18mA	•	_	-0.7	-1.2	V
IODH	Output HIGH Current	Vcc = 3.3V, Vin = ViH or Vil	., Vo = 1.5V ⁽³⁾	-36	-60	-110	mA
IODL	Output LOW Current	Vcc = 3.3V, Vin = Vih or Vil	., Vo = 1.5V ⁽³⁾	50	90	200	mA
Voн	Output HIGH Voltage	Vcc = Min.	Iон = -0.1mA	Vcc-0.2	_	_	V
		VIN = VIH or VIL	Iон = -8mA	2.4 ⁽⁵⁾	3	_	
Vol	Output LOW Voltage	Vcc = Min.	IoL = 0.1mA	_	_	0.2	
		VIN = VIH or VIL	IoL = 16mA		0.2	0.4	V
			IoL = 24mA		0.3	0.5	
loff	Input Power Off Leakage	Vcc = 0V, Vin = 4.5V		_	_	±1	μΑ
los	Short Circuit Current ⁽⁴⁾	Vcc = Max., Vo = GND ⁽³⁾		-60	-135	-240	mA
VH	Input Hysteresis	-		_	150	_	mV
ICCL	Quiescent Power Supply Current	Vcc = Max.			0.1	10	μΑ
Іссн		VIN = GND or Vcc					
Iccz							

NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.
- 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- 4. This parameter is guaranteed but not tested.
- 5. VoH = Vcc 0.6V at rated current.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE-COMMERCIAL (3,4)

			FCT	3807	FCT3	3807A	
Symbol	Parameter	Conditions ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tPLH	Propagation Delay	50Ω to Vcc/2	1.5	3.5	1.5	3	ns
tphL tphL		CL = 10pF					
t R	Output Rise Time (0.8 to 2V)	(See figure 1)	_	1.5	_	1.5	ns
tF	Output Fall Time (0.8 to 2V)	or 10Ω AC	_	1.5	_	1.5	ns
tsk(o)	Output skew: skew between outputs of	termination,	_	0.5	_	0.35	ns
	same package (same transition)	CL = 50pF					
tsk(P)	Pulse skew: skew between opposite transitions	(See figure 2)	_	0.5	_	0.35	ns
	of same output (tphl-tplh)	f≤100MHz					
tsk(T)	Package skew: skew between outputs of different	Outputs	_	0.9	_	0.65	ns
	packages at same power supply voltage,	connected in					
	temperature, package type and speed grade	groups of two					

			FCT	3807	FCT3	807A	
Symbol	Parameter	Conditions ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
t PLH	Propagation Delay	CL = 30pF	1.5	4.5	1.5	4	ns
tPHL		$f \le 67MHz$					
1R	Output Rise Time (0.8 to 2V)	(See figure 3)	_	1.5	_	1.5	ns
tF	Output Fall Time (0.8 to 2V)		_	1.5	_	1.5	ns
tsk(o)	Output skew: skew between outputs of		_	0.5	_	0.35	ns
	same package (same transition)						
tsk(P)	Pulse skew: skew between opposite transitions		_	0.5	_	0.35	ns
	ofsame output (tphl—tplh)						
tsk(T)	Package skew: skew between outputs of different		_	1	_	0.75	ns
	packages at same power supply voltage,						
	temperature, package type and speed grade						

			FCT	3807	FCT3	807A	
Symbol	Parameter	Conditions ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
t PLH	Propagation Delay	CL = 50pF	1.5	4.8	1.5	4.3	ns
tPHL		$f \leq 40MHz$					
1R	Output Rise Time (0.8 to 2V)	(See figure 4)	_	1.5	_	1.5	ns
tF	Output Fall Time (0.8 to 2V)		_	1.5	_	1.5	ns
tsk(o)	Output skew: skew between outputs of		_	0.5	_	0.35	ns
	same package (same transition)						
tsk(P)	Pulse skew: skew between opposite transitions		_	0.5	_	0.35	ns
	of same output (tPHL—tPLH)						
tsk(T)	Package skew: skew between outputs of different		_	1	_	0.75	ns
	packages at same power supply voltage,						
	temperature, package type and speed grade						

- 1. See test circuits and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- 3. tplh, tphl, tsk(t) are production tested. All other parameters guaranteed but not production tested.
 4. Propagation delay range indicated by Min. and Max. limit is due to Vcc, operating temperature and process parameters. These propagation delay limits do not imply skew.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE-INDUSTRIAL(3,4)

			FCT	3807	FCT3	8807A	
Symbol	Parameter	Conditions ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
t PLH	Propagation Delay	50Ω to Vcc/2	1.5	3.5	1.5	3	ns
tPHL		CL = 10pF					
t R	Output Rise Time (0.8 to 2V)	(See figure 1)	_	1.5	_	1.5	ns
tF	Output Fall Time (0.8 to 2V)	or 50Ω AC	_	1.5	_	1.5	ns
tsk(o)	Output skew: skew between outputs of	termination,	_	0.6	_	0.45	ns
	same package (same transition)	CL = 10pF					
tsk(P)	Pulse skew: skew between opposite transitions	(See figure 2)	_	0.6	_	0.45	ns
	of same output (tPHL—tPLH)	f≤100MHz					
tsk(T)	Package skew: skew between outputs of different	Outputs	_	0.9	_	0.65	ns
	packages at same power supply voltage,	connected in					
	temperature, package type and speed grade	groups of two					

			FCT	3807	FCT3	807A	
Symbol	Parameter	Conditions ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tPLH	Propagation Delay	CL = 30pF	1.5	4.5	1.5	4	ns
tPHL		$f \leq 67MHz$					
t R	Output Rise Time (0.8 to 2V)	(See figure 3)	_	1.5	_	1.5	ns
tF	Output Fall Time (0.8 to 2V)		_	1.5	_	1.5	ns
tsk(o)	Output skew: skew between outputs of		_	0.6	_	0.45	ns
	same package (same transition)						
tsk(P)	Pulse skew: skew between opposite transitions		_	0.6	_	0.45	ns
	of same output (tPHLtPLH)						
tsk(T)	Package skew: skew between outputs of different		_	1	_	0.75	ns
	packages at same power supply voltage,						
	temperature, package type and speed grade						

			FCT	3807	FCT3	8807A	
Symbol	Parameter	Conditions ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
t PLH	Propagation Delay	CL = 50pF	1.5	4.8	1.5	4.3	ns
tPHL		$f \le 40MHz$					
t R	Output Rise Time (0.8 to 2V)	(See figure 4)	_	1.5	_	1.5	ns
tF	Output Fall Time (0.8 to 2V)		_	1.5	_	1.5	ns
tsk(o)	Output skew: skew between outputs of		_	0.6	_	0.45	ns
	same package (same transition)						
tsk(P)	Pulse skew: skew between opposite transitions		_	0.6	_	0.45	ns
	of same output (tPHL—tPLH)						
tsk(T)	Package skew: skew between outputs of different		_	1	_	0.75	ns
	packages at same power supply voltage,						
	temperature, package type and speed grade						

NOTES

- 1. See test circuits and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- 3. tplh, tphl, tsk(t) are production tested. All other parameters guaranteed but not production tested.
- 4. Propagation delay range indicated by Min. and Max. limit is due to Vcc, operating temperature and process parameters. These propagation delay limits do not imply skew.

TEST CIRCUITS




Figure 1. $Zo = 50\Omega$ to Vcc/2, CL = 10pF




Figure 2. $ZO = 50\Omega$ AC Termination, CL = 10pF

The capacitor value for ac termination is determined by the operating frequency. For very low frequencies a higher capacitor value should be selected.




Figure 3. CL = 30pF Circuit




Figure 3. CL = 50pF Circuit




Figure 5. Enable and Disable Time Circuit

ENABLE AND DISABLE TIME SWITCH POSITION


Test	Switch
Disable LOW Enable LOW	6V
Disable HIGH Enable HIGH	GND

DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.


TEST WAVEFORMS



Package Delay




Pulse Skew - tsk(P)



Enable and Disable Times


NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- 2. Pulse Generator for All Pulses: $f \le 1.0 MHz$; $t_F \le 2.5 ns$; $t_R \le 2.5 ns$



tsk(o) = |tplh2 - tplh1| or |tphl2 - tphl1|

Output Skew - tsk(0)




tsk(t) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|

Package Skew - tsk(T)

Package 1 and Package 2 are same device type and speed grade

ORDERING INFORMATION



REVISION HISTORY

October 16, 2014 Updated ordering information to include Tubes/Tape and Reel

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/